On-Chip Inductance Modeling of VLSI Interconnects

Xiaoning Qi, Bendik Kleveland, Zhiping Yu, S. Simon Wong, Robert W. Dutton

> Center for Integrated Systems Stanford University, CA 94305

> > **Tak Young**

Synopsys Corp. Mountain View, CA 94043

Outline

- Background and motivation
- 3D geometry modeling and inductance

extraction using EM field solvers

- Analytical formulae for inductance calculation
- Measurements and simulation results
- Summary

Background and Motivation

- At gigahertz frequencies, long interconnects exhibit transmission line behavior.
- For major signal and P/G lines, the inductance impedance is comparable to resistive component.
- Due to the inductance, delay increases, overshoot occurs, and inductive cross-talk can no longer be ignored.

Background and Motivation



Background and Motivation



Background and Motivation





A Corner of A Test Chip with Signal and Power/Ground Lines



Extracted 3D Geometry with Signal and Power/Ground Lines



Die Photo of A Test Chip



Measurement Setup



Measurement and Simulation Comparison



Spacing between Signal Line and Ground Line (µm)

Measurement and Simulation Comparison



Inductance Equivalent Circuit



Analytical Formula



 α : *W_p/d r_{sig}*, *r_{gnd}*: equivalent radii of signal and ground lines

Simplified Formulae

$$\hat{L} = 3\ln\left(\frac{s+w}{w+t}\pi\right) - \ln 2 + I \qquad 2 \le \alpha < 4$$

$$\hat{L} = 3\ln\left(\frac{s+w}{w+t}\pi\right) + 1 + I \qquad \alpha \ge 4$$

$$I = 0.75 \tanh\left(\frac{2\delta\pi}{w+t}\right) \quad \delta = \frac{1}{\sqrt{\pi\sigma f\mu}}$$

w: width of the signal wire *t*: thickness of the signal wire Inductance units: 10⁻¹ *nH/mm*



Formula with Substrate Correction

$$\hat{L}_{total} = \hat{L}_{previous} - k \frac{\mu_0}{2\pi} \ln \left[\frac{\sqrt{\left[s + \frac{(w_{gnd} + w)}{2}\right]^2 + h^2}}{h + \frac{1}{2\sqrt{\pi f \sigma \mu_0}}} \right]$$



Wire Inductance with Substrate Effect



Summary

- Results show the growing impact of on-chip inductance.
- Physical modeling includes accurate 3D geometry.
- Analytical formulae, benchmarked with simulations, demonstrate accuracy suitable for design and CAD tools.

Acknowledgment

- Dr. Norman Chang at HP Labs, Palo Alto, Dr. Mohiuddin Mazumder at Intel.
- The project is supported by Focus Center Research Program for Interconnects for Gigascale Integration.